Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am a biggner in design. I am using tanner software for it. the 180nm technology. What should I take the values of L and W in AND and Or gate design. Supply voltage is 1.8v.Please answer
Kindly tell what should be the value of L and W in cmos design using 180nm technology. I want this for the design of basic gates AND, OR etc. and supply voltage is 1.8V.
Thanks in advance.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
