Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Digital circuit design

Status
Not open for further replies.

nikka

Newbie level 2
Joined
Oct 6, 2013
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
12
Kindly tell what should be the value of L and W in cmos design using 180nm technology. I want this for the design of basic gates AND, OR etc. and supply voltage is 1.8V.
Thanks in advance.
 

ahmad1954

Full Member level 4
Joined
Jun 30, 2012
Messages
192
Helped
26
Reputation
52
Reaction score
26
Trophy points
1,308
Activity points
2,102
it's depend to your design and you should calculate it.
 

nikka

Newbie level 2
Joined
Oct 6, 2013
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
12
I am a biggner in design. I am using tanner software for it. the 180nm technology. What should I take the values of L and W in AND and Or gate design. Supply voltage is 1.8v.Please answer
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top