Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
HI,
i AM facing an problem in design vision like definition is: " The register GT is constant and will be removed..since i declared a signal and i initialized to some value to make it constant.so in Formality also its creating lot of unmatched ports..please help me..I want these constant values...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
