Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by NightHawk_099

  1. N

    Help needed for trainning course!!

    I will be imparting a hands-on trainning course on physical design (layout) and Im looking for ideas on what should be final project be. I need something that is: Relatively Small (Can be layed out in 2 or 3 days by an experienced designer) Is very suceptible to layout variation (Shows how...
  2. N

    Please suggest final project ideas for a layout course!!

    I will be imparting a hands-on trainning course on physical design (layout) and Im looking for ideas on what should be final project be. I need something that is: Relatively Small (Can be layed out in 2 or 3 days by an experienced designer) Is very suceptible to layout variation (Shows...
  3. N

    Question on layout for high speed circuit

    As a guideline, shielding also adds to capacitance, so in you case, you want to add some distance from siganls to shields. As always, more is better (2 micron spacing from signal to shield is great, bigger than 2um you will not see much improvement. In general, space from shield to signal depens...
  4. N

    why we use 1:1, 2:1, 4:1 and 8:1 devices for BJT matching?

    Re: why we use 1:1, 2:1, 4:1 and 8:1 devices for BJT matchin I would say that the diference between CMOS matching and BJT matchins is dependent on two things: Size of tech: It will determine if your biggest worry are gradients, boundary contitions(that the BJT's or CMOS see the same...
  5. N

    Who usually does IC layout?

    Re: Who does IC layout? I would say it depends a lot on what do you want to layout. Digital is generally easier than analog, low speed is WAY easier than high speed, and the size of tech you are designing for (try 45nm, its VERY diferent from 350nm). The idea in layout, at least to be a good...
  6. N

    TSMC 0.20u CMOS018 (6M, HV FET, sblock)

    Wow, I really need to learn a lot. I dont know most of what you are talking about.
  7. N

    Tutorial for Analog or Mixed signal Layout

    analog layout tutorial I am know the basic concepts for analog IC layout (guard ring, resistor and capacitor matching, comon centroid, interdigitation, dumy fingers, etc.). but desperetly need some practice in actualy doing layouts. If you could provide tutorial for analog layout that use...
  8. N

    POLY in Transistor layout

    Thanks for the image. It makes it easier to understand.
  9. N

    Looking for resources to learn Cadence

    Re: help !cadence ! Thanks you very much for the documents.I found them helpfull.
  10. N

    Book recommendations for beginning Layout engineer

    Thanks for the excelent recomendations. renwl: I could not find the book you sugest(the art of analog layout design), but found a very similar one. The Art of Analog Layout by Alan Hastings. Do you mean that book? Thanks a lot. You are right... practice is very important, and its one of the...
  11. N

    Book recommendations for beginning Layout engineer

    Im stating a new job as a high performance analog layout engineer, and I want to improve my knowledge of the area. Im a beginner at the subject, and would be forever gratefull if you could recomend a book or two relating to high performance analog ciruit layout. I have a good background on...

Part and Inventory Search

Back
Top