Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by nick_20

  1. N

    [SOLVED] register connection in verilog

    here is of the problem i face... i can not find a way to connect the o4 with the serial in of the SIPO . i tried to assign a wire X to the o4 and then to put the X as an input but the compiler disagree :-( can youn help me :-)
  2. N

    [SOLVED] 4 bits serial in/parel out register in verilog

    can you elaborate a bit more cause i am dummy????:lol:
  3. N

    [SOLVED] 4 bits serial in/parel out register in verilog

    hey!! can someone provide me with the behavioral description code of a 4-bit shift register with a serial input and and parel output in verilog i am looking for something like this**broken link removed**

Part and Inventory Search

Back
Top