Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yes - DMA Memory-to-Memory, Peripheral-to-Memory or Memory-to-Peripheral.
For example in Zynq at PS side (firmware) an address map is known from Vivado and DMA is used to perform AXI burst transfers under the hood (from address X transfer N bytes to address Y with specified width and if...
I would use FIFO with different input and output widths and clocks.
FIFO In: 2 bit@40 MHz
FIFO Out: 8 bit@10 MHz
FIFO Out would go to OSERDESE3 as input.
Note that OSERDESE3 could have DATA_WIDTH = 4 or 8 -> XAPP1324 (v1.1) August 23, 2018, page 9.
@ads-ee you are right. Better for me to write nothing than to write something that is not true.
ZedBoard has not only device-locked, but also node-locked license (description below based on Basys 3):
https://digilent.com/blog/device-locked-node-locked-vivado-design-edition-what-does-it-all-mean/...
Despite what @ads-ee said:
If you are a student and you received that boards from your teacher, ask him for the license for you.
I know that, if you buy the ZedBoard, you receive the 1-year full license for Vivado for all FPGAs.
In addition, ZedBoard's FPGA (XC7Z020) is supported by WebPACK...
If I understand you correctly, you are looking for a so called "Vitis Platform Creation" - hardware created in Vivado and then exported to Vitis (a successor of Xilinx SDK).
Vivado example design...
I have updated the repo:
(1) Changed from -j0 to -j8
(2) Added note about Python 3 and the way to satisfy all Python's requirements used by this toolset
(3) Still to come in next release...
(4) Updated summary with more general RegEx for data/time
The reason why it shows nothing is the date format. I must to change regex to be more general - it is now expecting format "YYYY.MM.DD" or "YYYY-MM-DD" and not (what is in your case) "Day DD/MM/YYYY".
Hi coarist,
Thank you very much for your post.
I am happy that you managed to build your project in VSCode after all the hassle.
Could you write all your issues here: https://gitlab.com/niciki/keil_integration_with_vscode/-/issues ?
It will be easier for me to fix them with gitlab workflow...
Hi mrtombou,
Make sure you have a C/C++ plugin installed to VSCode.
Then hit F1 and start typing "select conf".
You should see "C/C++: Select a Configuration..." below. Click on it and choose your target.
First of all I would suggest to use Synthesized Design Constraints Wizard - to check if unconstrained clocks or unsafe clock's domain crossings exist:
https://www.xilinx.com/video/hardware/using-vivado-timing-constraint-wizard.html
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
