Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank you so much! Can I have some more detailed knowledge? I am a starter.
As for the first case, failure in time is the required parameter, which software would be the proper tool?matlab or what?
As for the second case, which parameters are needed and how to realize?
Thank you!
Hi all, I am simulating and evaluating performance of sram cells, and need to scale VDD and transistor sizing. However, all these are based on the comparison in a same failure rate for each schemetic. I had built up the cells. But I don't know how to establish the failure rate or a rate thing in...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
