Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Looking for job change
Hi All,
I am an analog IC designer with over 5 years of experience; most of which is in power management circuits.I also have a beginners experience in design of data convertors( i have designed a SAR ADC, voltage scaling DAC).
I am present engaged with a US based MNC...
should i quit my job phd
Hi Friends,
I am an analog design engineer with almost 5 years of experience, with a BS in electronics. I want to know if I go for MS or PhD now... how shall it be affecting my career.
Will those (MS/PhD one) years be counted towards my experience... Will it be a...
no probe statements specified
Probably u are using a "probe" option and then not giving any " .probe v() i()"
statement... thats y its not doing the tran analysis...
when u use use a probe option it is a must to mention the nodes on wich output is to be checked...
salary junior engineer in europe
Hi all,
What are the chances for a analog design engineer in USA & UK, with 4.5 yrs of experience in power managment...
Are you still getting oscillations...
... like in one of ur previous posts u said you have found the solution...
And did you look for the pole zero plot?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
