Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
we have used auto-zeroing in the circuit, so offset of opamp should be cancelled.
And I don't understand how resistance can cancel offset. could you elaborate it?
Hi guys,
A PD(proportional plus derivative) cell was designed and fabricated, as shown in the following figure.
Ideally, we have Vo[n]=-((C1+C2)/C3)Vi[n]+(C1/C3)Vi[n-1], which is what we get in simulation. However, measurement result is Vo[n]=-((C1+C2)/C3)Vi[n]+(C1/C3)Vi[n-1]+Con. Con is a...
Hi,
I have an operational amp implemented by using asymmetric transistors. I guess it's not a good idea to share drain and source in a pair of transistor concerning match. Do you guys have any idea about layout matching of asymmetric transistors?
Re: pll jitter in papers
I think it's not a problem of peak to peak jitter or rms jitter. All of 3 metrics can be described as peak to peak value of RMS value. One should clarify that it's cycle to cycle jitter, period jitter or TIE.
pll jitter in papers
Hi guys,
as well known, there are 3 commonly used jitter metrics: cycle to cycle jitter, period jitter and time interval error.
I have read a lot of paper about PLL. Most of them give measured jitter of PLL clock. But, few of them specify what kind of jitter it is.
I think...
clock dealy
Hi guys,
How to estimate delay of a clock signal go through a cable of about 20cm.
If the clock frequency is doubled, will the dalay be larger?
Thanks
pll spectrum
I have a PLL works at 160MHz. The reference is 10MHz and bandwidth is about 200khz.
The spectrum of output was got by using FFT. Several reference spurs can be seen on the spectrum diagram. This is due to non idealities of the charge pump. What I don't understand is that there are...
phase noise to jitter
hi,
I simulated my PLL's phase noise at behavior level and got a closed-loop pll phase noise curve. Than I tried to integrate the phase noise to get phase jitter and period jitter.
The following matlab routine is used to convert phase noise to phase jitter and period...
maxim phase noise jitter conversion
What's the meaning of the bandwidth of interest?
when we get jitter by integrating Phasenoise, how can we choose an integration interval?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
