Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by nee.sarathi

  1. N

    Information about the loop errors

    Re: errors In which context do you obsorved loop errors. Is it in control systems, combi circuits, programmining etc. Try to give clear it.
  2. N

    Why and how are capacitors designed?

    Re: Why Capacitor Since electricity from frictional sources was usually weak, electricians of the eighteenth century searched for ways to increase charge and to accumulate as much of it as possible on a substance. If charge could be accumulated the electricians could then broaden their research...
  3. N

    Papers about high K MOS design

    Re: high k MOS DESIGN Once again I am giving here one attachment for Priniciples and need of High-k mos.
  4. N

    Papers about high K MOS design

    Re: high k MOS DESIGN Here is a one paper on High-k mos design.
  5. N

    What is FIFO and where is it used?

    FIFO means???? FIFOs are often used to safely pass data from one clock domain to another asynchronous clock domain FIFOs are used in designs to safely pass multi-bit data words from one clock domain to another. In Async FIFO, Data words are placed into a FIFO buffer memory array by control...
  6. N

    clock buffer Vs ordinary buffer

    Thank u Mr.A.A. Srinivasan. Can we replace a data buffer with an clock buffer?
  7. N

    What is the significance of Index 1, 2 and 3 in FAST(MIN) and SLOW(MAX) libraries ?

    What is the significance of Index 1, 2 and 3 in FAST(MIN) AND SLOW(MAX) Libraries of a Asic physical design Timing Libraries? An example of Fast.lib file script as following power_lut_template(energy_template_7x3x3) { variable_1 : input_transition_time; variable_2 ...
  8. N

    What is the sanity check of a design?

    What is sanity check of a Design? How it is performed? What is the importance of a sanity check?
  9. N

    Placement blockage VS Halo

    placement blockage What is the difference between placement blockage and Halo?
  10. N

    clock buffer Vs ordinary buffer

    clock buffer vs normal buffer What is the difference between a clock buffer and an ordinary buffer?
  11. N

    Salicide error while doing DRC with Calibre

    I encounter salicide error while DRC with Calibre. Can anybody clear what it is?

Part and Inventory Search

Back
Top