Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by nanswamy

  1. N

    LDPC encoder and decoder on FPGA

    Hi Friend. Thanks a ton for the response.... Programmable code matrix, I was meant that programmable "H" matrix. I want to make an hardware accelerator on a Xilinx FPGA . I want make an HDL simulation and FPGA setup for BER analysis . Thanks Swamy
  2. N

    LDPC encoder and decoder on FPGA

    Hi Friends, I need to implement LDPC encoder and decoder on FPGA for below specification . Can any suggest a suitable algorithm please. 1. Throughput: A. Up to 8Mbps for low end devices like Spartan6 B. Up to 37Mbps for high end devices like Virtex6 2. Code Rate: a. 1/4 to 9/10 (at least in...
  3. N

    Oregano 8051 register R0 and R1 are not direct accessable

    HI friends, I wanted to use the oregano 8051 free core and evalaute for using in a design. wanted to simulate to check for the 8051 instrution set. I find that Oregano 8051 MCU register R0 and R1 are not direct accessable. Is that a issue? Thanks in advance Swamy
See more

Part and Inventory Search

Back
Top