Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello
I have created a custom *do script file to use for the ModelSim behavioral simulation instead of the automatic <file_name>.fdo one.
To create the file I have followed the steps outlined on Xilinx page below:
**broken link removed**...
I have designed a simple state machine in VHDL but when doing the post fit HDL Simulation in ModelSim I am not able to track them in the waveform viewer (I am only able to see the signals/states in the behavioural simulation).
Is there an attribute that I can use so that these signals are also...
Hi
I am trying to code an interface between a processor bus and FPGA via a CPLD. The data transfer is done via a bidirectional bus on which data and addresses are mutiplexed. The processor writes an 8-bit word in CPLD data register when input is enabled and a 3bit status signals are sent back...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
