Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have detected an error during testing, but I am not sure if it is a design error or an error due to the last warning.
The simulation with ModelSim is correct, but when I test in Nexys 3 board, when I am filling up the FIFO, I can't write in the register "Memory(7)", it writes again in...
Hi friend. I am programming a slave modbus device into a Spartan 6 and I get this warning in map implement:
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
(RAMB8BWER). 9K Block RAM initialization data, both user defined and
default, may be incorrect and...
Hello to everybody. This is my first post. I am glad I found this great forum.
Could you help me with this code? It is a multiplexer of four displays. I have a warning about the signal "Estado":
WARNING:Xst:1710 - FF/Latch <Estado_0> (without init value) has a constant value of 0 in block...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
