Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
vlsi companies singapore
there are only 40+ companies in singapore in doing ic design, regardless of digital, mixed-signal, analogue, RF and wafer fab. typical work force is less than 1000. if you narrow down just to doing digital ic design, it will be only 1/3 of the 40+ companies you could...
VCS does not support PSL. vcs7.2 is the starting version that support systemverilog assertion and with current x2005-06 version, it can support the class usage but with a limited customer license scheme.
it really has to depend on how EDA vendor pushing for SystemVerilog. On specification alone systemverilog could replace vera, specman as the verification language but have all the EDA vendors implemented all those features is still another question.
systemverilog does look promising as if you look at the LRM, basically it could do almost everything under the sun but the current support by the EDA vendor on their simulator with systemverilog is still far from what the standard is capable of doing.
Re: why EDA company develop a compatible OS with linux compa
are you sure about this ??? currently big EDA vendor like Synopsys, Cadence and Mentor all have their products running on linux.
RF jobs in Singapore
IC design itself in Singapore is a very small community and in particular relating to RF even niche. Would be very difficult to find a job.
I2R is one of those research instituation. i would say pace would be slower as compared to other profitable company.
whether you use 1, 2 or 3 always block, the synthesis result should be the same. 2 or 3 always block should be good as it provide better readability to the rtl code. i used to usse 3 always block but later when design get bigger and more states to code, change to 2 as easier to track and trace...
question in Verilog
yes it is possible like
module abc (.....);
endmodule
module def (....);
endmodule
module xyz (....);
endmodule
however when you compile for running you have to invoked the option -v file.v if not some of the modules might not be detected during compile for simulation.
if i'm not wrong, u need a glibc version of 2.3.2 and above to run it. i supposed you could download the version for rh7.2 to be used with rh8.0. the default download is for rhel 3.0
Re: VCS7.0 VS. NC-Verilog5.4
the latest version for the 2 camps are
IUS 5.5 -- released few days ago
VCS 7.2 -- should be releasing a newer version either this month or next month.
Added after 3 minutes:
the simulation time depends on various factors like the size of the design, the coding...
example of false path is the reset signal as usually you don't really do a clock tree on the reset signal, you just let it skew and it should affect the timing of your IC.
comparing ius with vcs
it depends on what language you are using in design and verification. Pure verilog, both also no problem.
systemverilog in design and assertion, VCS is the one.
verilog and sugar as assertion, IUS as the one.
740MHz, approx 1.35ns between each flip-flop. wonder how many level of logic can you insert in between. even area like sas, sata, pcie, etc whereby data rate is in GHz range, the operating clk for the digitial portion is only functioning at 150MHz max.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
