Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
when I don't add the power rings or add "Floorplan" after importing the design, simply using Place Standard Cell and then Detailed route does not yield any Connectivity Violation. There are some Geometry Violation (mostly Minimum space error and Minimum WIDTH error), but I think it is because of...
Hello all,
I am trying to do the following:
I have .saif file generated from RTL simulation of the OpenSPARC T1 core (from regression suite). I also have the whole design synthesized (GATE LEVEL) with SAED_90nm library.
Right now I am only interested in the ALU unit of the design. So, I...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
