Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by mvvenkatesh10

  1. M

    [Moved] requesting for job website...

    hi, this is venky.... i am looking for job in abroad, now i am working as custom analog layout enginner,with 2 years experience ... plz refer me and guide me.:oops:
  2. M

    [SOLVED] label location in layout

    In LAYOUT XL of cadence virtuoso, u can lable by pressing L , and if your lable is not viewd on next time when u open your layout, just press E u can see the option pin name, click it and press ok, than the lable can be viewed
  3. M

    Why we using Dummy transistior?

    why we r using dummy transistor? instead of dummy transistor wheather we can use metal? or any other , kindly answer me
  4. M

    How many colomns can be used for VIA?

    How many columns can be used for Via? if i used mininum column as one, what will be the affect?
  5. M

    Dummy to transistor bulk

    How to connect Dummy transistor to BUlk?
  6. M

    matching the transistor

    m looking for shielding and matching techinque related articles
  7. M

    matching the transistor

    Thank you , can i get more link (pdf) regarding layout issues
  8. M

    wiring of metal over poly gate

    To matching the large number of transistor do we have any technique or formula
  9. M

    matching the transistor

    why we need to match the transistor? what r the causes of mismatch?
  10. M

    wiring of metal over poly gate

    Can we wire over polygate?

Part and Inventory Search

Back
Top