Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi Erikl! Unfortunately I have no cross-section available...but according to the process manual such a dualgate layer is used for thick gate MOSFETs. I wonder what this has to do with diodes...
By the way the technology is GF/chartered 0.13um CMOS logic/Mixed Signal/RF
Thank you for your help!
I think there should be some important difference between them. Considering that they have different breakdown voltage values the doping levels must be differents as well...i'd like to get a deeper insight on this...
Hi and thank you for your answer!
I don't get what the role of the oxide is in the diodes. According to the layout the diodes simply consists of a n+ layer, a marker layer and (only in the thick gate diode) the dualgate layer and therefore the diodes should be simple n+/p junctions.
Am I...
Hello everybody,
I would like to understand the difference between thin gate N+/Psub and thick gate N+/Psub diodes.
According to the PDK manual they are made of the same layers but a "dualgate" layer present in the thick gate diode.
Now, since a diode has not any gate oxide, I assume that such...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
