Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
my project s to design a 8 bit reversible processor......
my data is of 8 bit and instruction is 10 bits....
iam using a multiplexed databus...
how to integrate data and the instruction :!::!::!::!::!:
while simulating my verilog code in modelsim i received tis error "iteration limit reached 500ps"
whats the meaning of it how 2 avoid tis error?????:!::!::!::!::!::!:
i am in need of a clear explaination about quantum implementation of reversible gates....
how to calculate the quantum cost of reversible gates such as fredkin, feynmann ,peres etc....:sad:
what s the diff b/w reversible gate and irreversible gate based on their architecture ......
Feynmann gate performs xor operation is that performed using a conventional gate ?????
how we say power consumption is less in reversible gate than irreversible gate??????
i am in need of a theoretical...
iam doing project in reversible logic i have a pblm in writting the verilog code(structural model ) for jk flip flop based on the below paper ..since a feedback loop is present i couldnt get the output......
may i know how to reset the fliflop initially ????
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
