Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
IP is a protected verilog code from the vendor. So no chance to think about changing the logic. We are looking into specification given for us.
and the Junk packet is coming after the reset is removed.
Hi,
We have an issue in initializing the MAC. Once the MAC is reset there is junk packet is coming out of XGMII Tx interface due to which MAC counter inside the IP is incremented by 1 which is not accountable. We want the MAC to be quiet once it got reset. We are in search of clues to identify...
Hi,
What is the command to compile a protected verilog file in NC-sim. what are the options we need to consider before compiling a protected verilog file (*.vp file)
ref:
https://www.edaboard.com/threads/7269/
Thanks in advance!!!
It should be like this. The Micro architecture includes the individual Modules design description, Statemachines involved and Inputs and outputs description of a System. In the case of digital design cycle architecture, it involves not only the design process but verification and validation...
While going for D-Flipflop we definitely go for a non blocking assignment as the output must be available at the posedge of the D-flipflop.
secondly coming to your question..
"Even for blocking assignments also the outputs are driven at posedge or negedge of the clock if the always contain...
Sequential circuits wait for the clock edge to output a value, just as it done in the non blocking assignments where the outputs are driven at posedge or negedge of the clock.
Considering a combinational circuit there is immediate change in output with the change in any of the input, here the...
Hi,
I have an issue in understanding the Address notaions in any design:
1) Global Base address
2) Local Base address
3) Unique base address.
can any one explain me how they are used, access restrictions and why they are done like so.
Thanks In Advance!!
Study the data sheet of the tri mode Phy chip on the board. Understand the registers to drive to autonegotiate with the PC. Study the MAC IP and understand the registers and their offset addresses to access for sending and receiving the data from through PHY. Knowledge on PowerPC or microblaze...
To my knowledge QuestaSim is released for the Verification purpose only by Mentor Graphics in support from Cadence.
But ModelSim is from Metor Graphics only
A clock with with certain valid duty cycle is said to be a glitch free clock.
A valid duty cycle here represents whatever be it 1 or 0 will be stable and periodic in nature. Any non-periodic 1 or 0 value for less than time period of the clock in between them is said to be glitch.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
