Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I noticed that power gating cells are in the standard cell library (lvt). Can we use them in verilog level? If you know about how to use them, can you please share your experience or good references? Thanks
Hi, all.
I have measured the power of a verilog module (simple booth multiplier) by using dynamic activities data and dc_compiler. With SAED90nm from TSMC, a reasonable power value is obtained. However, with SAED32nm, very small dynamic power is obtained. Especially, zero cell internal power...
Hi.
I used new db files from TSMC standard cell library, but I got the following errors. Literally, the db files I included may not have the inverter, but I did not get it because it is db files from foundary. Can this be due to some configuration issues? I have successfully used other TSMC...
Re: How to approximate hardware energy for different circuit technology?
Thanks for your reply. I am currently using tcbn45gsbwptc IP from TSMC. Since I am a beginner, I cannot tell if it is high-perf or a low-power or a balanced tech. I hope this info is helpful.
Hi,
I have designed/synthesized a new hardware component based on 45nm circuit technogolgy and so have measured its power/energy value. I would like to compare it against other competitive ones whose energy value is released only for 90nm tech.
Since I do not have 90nm standard cell library...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
