Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
if u are new in pic micro controller project design following sites may help u
**broken link removed**
https://www.mikroe.com/en/books/picbook/0_Uvod.htm
https://www.microchipc.com/sourcecode/
in third site u will get some free source code also
mii vs rmii
MII comprised of 16 pins for data and control is defined. and frequency is 25 mhz . but RMII is 8 pin interface and a single reference clock with 50 mhz
irmware is the programming that is embedded on a chip in the device and which controls that device whereas software is the programming that provides functionality over that which is provided by the firmware.
Hi
to know which pin is using for GCLK u have to read the data sheet of the specific FPGA , there they will clearly mention pin details .if u want I can provide u for that just tell me which FPGA u are using .
Latch -reg.
Hi
Latch is more sensitive to noise means that whenever there is change in the input output will change; that will give race condition in the output.
Glitch Free Reset
Hi
In this case only less than one clock cycle glitch u can remove. If u want capture reset signal which is high more than one clock cycle ,for that u have to use frequency divider . Use this frequency for the synchronization u can further remove glitch on the reset signal.
for i in I_b'RANGE LOOP
O_g_tmp(i - 1) <= I_b(i) XOR I_b(i - 1);
end loop;
If u want range attribute this is the correct syntax, for range attribute no need to write down to. It will take range according your bit vector.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
