Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by mrnoone

  1. M

    [Verilog] How to write a barrel shifter?

    barrel shifter design //////////// module shifter_main(Q,A,C0,C1,C2,Cin,Cout); input [7:0] A; input C0,C1,C2,Cin; output [7:0] Q; output Cout; reg [1:0]S; always @ (C0 or C1 or C2) if(C0) S=2'b00; else if(C1) S=2'b01; else if(C2) S=2'b10; else S=2'b11; shifter cct(Q,S,A,Cin,Cout); end module...
  2. M

    How to design a barrel shifter using verilog language?

    here is the simple code for barrel shifter in verilog using muxes: //////////// module shifter_main(Q,A,C0,C1,C2,Cin,Cout); input [7:0] A; input C0,C1,C2,Cin; output [7:0] Q; output Cout; reg [1:0]S; always @ (C0 or C1 or C2) if(C0) S=2'b00; else if(C1) S=2'b01; else if(C2) S=2'b10; else...
  3. M

    how to synthesize a shifter in FPGA Block_ram ?

    //////////// module shifter_main(Q,A,C0,C1,C2,Cin,Cout); input [7:0] A; input C0,C1,C2,Cin; output [7:0] Q; output Cout; reg [1:0]S; always @ (C0 or C1 or C2) if(C0) S=2'b00; else if(C1) S=2'b01; else if(C2) S=2'b10; else S=2'b11; shifter cct(Q,S,A,Cin,Cout); end module //////////////...
  4. M

    How to design barrel shifter

    //////////// module shifter_main(Q,A,C0,C1,C2,Cin,Cout); input [7:0] A; input C0,C1,C2,Cin; output [7:0] Q; output Cout; reg [1:0]S; always @ (C0 or C1 or C2) if(C0) S=2'b00; else if(C1) S=2'b01; else if(C2) S=2'b10; else S=2'b11; shifter cct(Q,S,A,Cin,Cout); end module //////////////...
  5. M

    computer architecture

    module micro (data_bus, address_bus, wr, rd, iom, sal, sce12, sce34, scue, scu, swr, sclr, sa, sd, clk, reset, bus_select, disp_clk, intr, inta, p24_dir, p25_dir); inout [15:0] data_bus; output [15:0] address_bus; output wr, rd, iom, inta, p24_dir, p25_dir; output sal, sce12, sce34, scue...
  6. M

    verilog code of a pipelined adder

    Pipeline implementation `timescale 1ns / 1ps //////////////////////////////////////////////////////////////////////////////// // Company: // Engineer: // // Create Date: 14:31:04 09/28/06 // Design Name: // Module Name: SLT16 // Project Name: // Target Device: // Tool versions...
See more

Part and Inventory Search

Back
Top