Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: PLL solution help
Hi, Thanks for your reply. Sorry for the confusion. I think I should say more about our system. Actually, I am trying to implmenet the timing recovery process. Now we have achieved the simulation of M&M timing recovery feedback loop and wish to go further to explore how...
PLL solution help
Hi guys,
I am seeking a PLL scheme that works at about 2.5GHz and can lock the frequency as well as the phase within 1 us. I think maybe many PLLs can do this. but the special thing is that the current system use an universal 48MHz crystal and we can not apply the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
