Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by moorthy

  1. M

    [SOLVED] How to solve the problem of unreachable and extra points in LEC?

    Hi Amit Can you please elaborate how Unreachable points problem is solved? sometimes Extra/Unreachable points need to be taken care since these points may also contribute to Non-eq points. Regards, Moorthy.S
  2. M

    Solving setup violations? Why and when we use each technique

    Vids31, The main reason was, in Pre-layout you are using wire-load models,which contains approximate delays. Whereas in Post-layout, actual delays from SPEF. This makes the difference. Hope this answer your queries. Regards, Moorthy.S
  3. M

    setup and hold time (interview question)

    Hi I agree with Reddy's view.. We needs to fix hold violations first..
  4. M

    setup and hold time (interview question)

    Re: setup and hold time calculation refer the book title"static timing analysis for nanometer design:A practical approach " by J.Bhasker,Rakesh chadha.
  5. M

    Vlsi jobs for freshers..

    Re: freshers vlsi jobs in bangalore this is moorthy.s .going to complete my m.tech by may 2010.. can u refer any jobs. my id is moorthyece53@gmail.com
  6. M

    regarding timing convergence

    hi i am doing project on "TIMING CONVERGENCE".. i need the materials regarding timing convergence.. please share with me.. thanks in advance.. regards moorthy
  7. M

    Books and papers regarding STA

    STA Books hi u can refer this book also Static Timing Analysis for Nanometer Designs A Practical Approach J. Bhasker • Rakesh Chadha
See more

Part and Inventory Search

Back
Top