Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
To laglead and willyboy19
Thank you.
I checked my netlist again and changed the bias res. I got an improved DC gain of 79.4dB. However, the resistor value is changed from 8k to 12k( different from laglead's suggestion, WHY?) . The operation points before and after the change are listed...
Hello, I've made a cascode stage for an opamp. However I find the frequency response is far from good stability. From the Bode plot, the phase margin is 37.76 deg.
According to the shape of the frequency response, how many poles and zeroes are there existing?
And how can I optimize the phase...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
