Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by mohammed.peer

  1. M

    How to add new library in modelsim

    Hi, Suppose you have given two netlists and sdf for only one. Say net1.v net2.v sdf1.v lib.v -Both the netlist have same libray cells. -I need to annotate sdf on net1.v netlist -To annotate sdf I need timing models for net1.v -but for net2.v, I need normal cells (without timings -specify block)...
  2. M

    REGRESSION FOR A OPENSPARC T2 PROCESSOR

    Hi, You can search the file using "find" command. Go to the top most directory and give command find ./ -name "SYMTYPE.C" your problem of getting error sometime might be because of some environment variables. Try running in fresh terminal. Regards Peer Mohammed
  3. M

    What does negative setup and hold values mean?

    Hi, I was talking about specifications i.e. you can find negative setup or hold time in specifications itself. And you might be talking about slack, that must always be positive for a circuit to give proper response. anyways thanks for ur reply.
  4. M

    What does negative setup and hold values mean?

    I have seen negative values for setup time and hold time, but whether it is possible to have negative value for time?? then what does that mean???
  5. M

    How to define Static timing analysis and Dynamic Timing

    1. In STA you need not to generate test vectors. But in case of Dyn. Timing you need it. 2. In STA you can check the timing analysis. But in DTA you check functionality also. 3. STA is faster than DTA. 4. STA works only for single clock. But its not there in DTA.
  6. M

    Why should we have non-blocking statements in an always block?

    Re: Always Block You can use both blocking and nonblocking assignments in always block.But for better results follow some guide line.. 1. For sequential block use nonblocking. 2. For Combinational logic use blocking assignment. 3.Do not mix blocking and nonblocking in single always block.
  7. M

    what is "loop delay"?

    I think loop delay is the time taken by the signal from output terminal to the input terminal as there is feedback in Latch/FF. I am not sure about this please refer to some other text books.
  8. M

    What is seeds code behaviour?

    Re: seeds code behaviour Where did you get this?
  9. M

    any tool from VHDl to verilog

    Why do you want to convert VHDL to Verilog. If you had written any part of code in VHDL try to use PLI to get better performance.
  10. M

    How to make XOR gate using 2x1 multiplexer?

    xor gate with two mux Hi.. Yes It is Possible to make Xor gate using single 2:1 Mux. Here is the way Lets say inputs of xor gate are A and B and output=y connect select line to A Connect 0 -> B and 1 -> B_bar
  11. M

    Why is it said that opamp got infinite input impedance?

    Re: input impedance HI if u check the input impedance using multimeter at the input terminals it will show u the value in some mega ohms. It means it does not draw any current for it operation.
  12. M

    Question about Pullup/Pulldowns

    HI This may not be the case of pullup or pull down. Here ckt designer may intend to make an potential divider.
  13. M

    Why we take vdd/2 as a switching point in inverter?

    why we take vdd/2 as a switching point in inverter
  14. M

    What is exactly rail-to-rail?

    Rail to Rail means that output can swing from Vcc to Gnd. Vcc and Gnd are the Rails.

Part and Inventory Search

Back
Top