Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The best VERA slides I ever can find on the internet.
And it should be from the book "Art of verification".
Besides, who can tell me which book is better? "Art of verification with Vera" or "Writing Testbenches - Functional Verification of HDL Models"?
I will buy one of them.
I find the book "Writing Testbenches: Functional Verification of HDL Models". Is this book about VERA or VHDL?
Anyway, can anyone provide some vera testbench example code here?
testbench examples
I am a VERA beginner. I am looking for a testbench example just for self-learning. Please do not tell me that I can find it in synopsys' material.
Many many thanks for the assistance in advance.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
