Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Mline7

  1. Mline7

    Information about powerclamps in IC design

    Re: Powerclamp Power Clamps allows to create a current path to discharge the power supply rails during ESD events (electro static discharge). It limits the VDD/GND voltage to the supply value during ESD events.
  2. Mline7

    a question about CMOS switch

    Are you sure to use the right MOS type for your input level? When you want to pass a high voltage signal, you must use an PMOS switch with a gate clock low, and conversly, when you have to pass a low voltage, a NMOS switch is required together with a high level clock, so as to optimize the VGS...
  3. Mline7

    Looking for books on LDO and Fast Transient response

    Re: Buffer for LDO You may look at: A low-voltage, low quiescent current, low drop-out regulator Rincon-Mora, G.A. Allen, P.E. Stand. Linear Design Branch, Texas Instrum. Inc., Dallas, TX, USA; This paper appears in: Solid-State Circuits, IEEE Journal of Publication Date: Jan. 1998...
  4. Mline7

    Looking for information about SAR ADC RTL coding

    Re: SAR ADC RTL coding Thanks for your help. It seems to be an interesting start point for my coding.
  5. Mline7

    Successive approximation register

    verilog code for sar Hi, I'm a pure analog designer, and I'm now facing my limits with digital issues. I have designed a complete 8 bit charge redistribution SAR ADC. I made up the sar (successive approximation register) by hand, i.e. by instanciating gates in schematic. However, I'm looking...
  6. Mline7

    Problem with defining DNL of Nyquist ADC

    Re: INL/DNL of Nyquist ADC DNL < -1LSB does not mean that a code is missing. But it implies that the converter is not monotonic. Which may be a serious matter in closed loop applications such as regulation.
  7. Mline7

    Help: ASSURA extraction Problem

    The extracted view includes different layers than layout one. Maybe you haven't loaded them in your LSW. Try to load all the available layers in the LSW.
  8. Mline7

    Differential to Single Ended Folded Cascode Opamp

    folded cascode op amp .pdf To obtain gains as high as 80dB, a two stage amplifier seems more convenient. You may use a folded cascode as the first stage (easily 40 to 50dB), and add 30dB more with a common source second stage (with Miller compensation).
  9. Mline7

    If a chip got transistor breakdown, should the chip show high or low current?

    Re: breakdown In fact Breakdown refer to voltage rather than current. The braekdown voltage is the voltage over which the electric field under the oxyde is too high, and thus the oxyde breaks down and destroy the tansistor. Whatever your techno is, you should increase the width of the...
  10. Mline7

    is it good using Deep N-well for Analog circuit?

    Deep Nwell provides you with a mean to isolate NMOS bulk by placing a Pwell into it. It could be very effective for noise issues, and also to improve linearity and thus THD of your amplifier when you're using an NMOS differential apir within your amplifier. But you should be carefull using...
  11. Mline7

    Looking for information about SAR ADC RTL coding

    Hi, I'm a pure analog designer, and I'm now facing my limits with digital issues. I have designed a complete 8 bit charge redistribution SAR ADC. I made up the sar (successive approximation register) by hand, i.e. by instanciating gates in schematic. However, I'm looking for a smarter...
  12. Mline7

    Is there any relationship between SNR and INL,DNL in ADC?

    dnl, adc INL and DNL are closely dependant, and usually depends on device's matching. They are static parameters SNR, depends on noise issues, and is a dynamic parameter (so it has no relationship with INL or DNL).
  13. Mline7

    DNL and INL simulation time

    simulink for adc-sar You may model the DAC you're using in mathlab, and simply add mismatches in mathlab. That way, you will be able to know the linearity of your dac, which should be very close to that of your SAR ADC. Mathlab modelization will be far faster than spice one. There are also...
  14. Mline7

    SAMPLE & HOLD for SAR ADC

    Resistor mismatch is depends on a AR (%.um) parameter σ(ΔR/R) = AR / SQR(W*L) So, just as MOS transistors, you just have to increase area to improve matching. However, matching parameter AR is given for closely placed devices. Thus 0.001% is not feasible on integrated resistors (maybe except...
  15. Mline7

    about Resistor matching

    Resistor mismatch is depends on a AR (%.um) parameter σ(ΔR/R) = AR / SQR(W*L) So, just as MOS transistors, you just have to increase area to improve matching. However, matching parameter AR is given for closely placed devices. Thus 0.001% is not feasible on integrated resistors (maybe except...

Part and Inventory Search

Back
Top