Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Ah sorry about the .bmp
next time i will send it as jpg. Also I've the Primary sides figure below
it looks the same as in the secondary side (also that figure was taken when there was no current)
Isn't it possible to reduce the effects of parasitic capacities?
or maybe can we reduce...
Hi friends, There is a circuit I designed below in figure 1.
I've put a resistor between the 2.secondary side of a transformer wich has (N = 3 turns ratio) and give a 100Vdc input to the begin of the circuit.
I wanted to explain the test cases by looking at the pictures.
Figure 2. When there...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
