Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thnaks for your answer, but my question still not answered.
If I want to increase the throughput of the system then I can let more than one master access the bus at the same time if they not request the same target.
Why this simple but efficient option is not implemented by most on-chip...
Hi all,
I have some difficulty by understanding the reason why only one master can own the bus system at the time even if another master do not want to access the same target which responds the first master request.
which penalty shall the bus to face if it is suitable to deal with this...
Hi all,
I am a bit stuck by understanding how the bus access conflict is solved by AMBA AXI. I mean if 2 masters want to write on the same slave. Which module should, the bus module ore the slave, notify that the salve is yet served from master1 and is not available for a new access from...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
