Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by meetspraveen

  1. M

    How to solve Setup and Hold violation without reducing FPGA clock frequency?

    FPGA Timing i think u can reduce the frequency by writing frequency divider HDL code.
  2. M

    [SOLVED] Is it possible to have a process inside another process? (VHDL)

    Re: VHDL question ya it is possible to use process inside another process..
  3. M

    [SOLVED] Is it possible to have a process inside another process? (VHDL)

    Re: VHDL question hi i think u can use if generate statement..
  4. M

    [SOLVED] 100% Repair Of Laptop & Desktop Motherboard

    how to repair desktop motherboard hi sant I am 845chip set intel orginal motherboard,which is troubling almost a year.i replaced twice with intel,but problem continues..problem is thermal heating?its shutting down automatically after 15-20 min from boot up.give me solution?I am really fed...
  5. M

    Will wireless USB replace wired USB?

    Will Wireless USB replace wired USb?
  6. M

    loading FPGA from ROM

    here is the attachment.. Added after 2 minutes: whether looking for some other attachments...kidly reply with details
  7. M

    loading FPGA from ROM

    thank u satya n rajsrikanth now am clear.
  8. M

    loading FPGA from ROM

    hi satya, so powerPc is inbuilt into all FPGA,wat are the other works of powerPC inside FPGA?whether powerPC is put as a core? Or PowerPC will come as periperal to FPGA(means outside FPGA)?is it interfaced while board design?
  9. M

    loading FPGA from ROM

    how to fpga connect rom hi satya so there is powerPC ,which enable the jtag to load FPGA.where POWERPC located.on chip means?
  10. M

    Latch from a flip flop

    hi, have master slave configuration using two D latch,with inverted clock to second latch results flop aperation Added after 4 minutes: hi nand_gates, whether input q and o/p q is same?can you explain with an input?
  11. M

    loading FPGA from ROM

    fpga rom jtag hi, can anyone explain me ,how FPGA is loaded from ROM automatically at power up? explan the logic behind?
  12. M

    What are the technologies where FPGA is used?

    Re: FPGA plz explain this briefly..i didnt understand
  13. M

    What are the technologies where FPGA is used?

    FPGA hi how abt in consumer electronics?can u suggest some good area to work with FPGA?
  14. M

    What are the technologies where FPGA is used?

    can you tell me what are all the technologies where FPGA find application?

Part and Inventory Search

Back
Top