Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The thing is that I have the "switch resistor" transistor besides the output resistance of the op amp to charge the capacitance. I need RC to be small, therefore R need to be small. I'm not quite sure these two resistors are in parallel or series. I think they're in series, but, could you help...
Right! That's a very good start point! Thanks a lot!
So the Op amps need to be at least twice as fast as the Fc (Nyquist). I have fix cap of 2pF. I need to design the "switch" transistors, bear in mind if it is in saturation or in the triode region.
One doubt I have is whether Ro of op amp...
Hi there! I need some help to get started with a project.
I have to design a simple sample and hold (S/H) stage. The S/H comprises a buffer amplifier and a sampling switch with a sampling capacitor (10MHz). The amplifier buffers the input so that the capacitor voltage must settle to within 1%...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.