Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by mdn

  1. M

    How to insert lockup latches at the compressor output side in codec

    Hello, I want to insert Lockup latch at the compressor output side or between compressor & first scan cell of codec scan chain. So is there any command related to it using synopsys dft compiler? Thanks in advance
  2. M

    ATPG debug

    Hello, During ATPG debugging in one of the design block in Testmax GUI, I have found that there are some combinational logic between SMS & Memory but in RTL schematic of that particular block I can't see that logic in GUI. So anybody know what is the cause of this problem? I am using Synopsys...
  3. M

    What is Impact factor and How to calculate it?

    Hi, Can anybody explain what is Impact factor in DFT design and How to calculate it? Is there any command related to it? Thanks in advance

Part and Inventory Search

Back
Top