Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi i find it on a project report "spartan 2e 1339 LUTs (87%),88MHz" how to find the data rate of a design with xilinx/altera software?please help.thanks in advance
Hello all.i have two fpga boards with me Altera DE1 and Digilent Pegasus Board,which have Cyclone II and spartan 2 FPGA respectively.I synthesize my design both on Quartus and Xilinx and got the synthesis report and device utilization summary for both of them respectfully.Now with the help of...
hi i am a new user of quartus.i want to view the synthesis report of my project.i get a very long report in xilinx, but i do not know how to get the report in quartus.i need the report in quartus as i use Altera DE1 board.please help me.thank you.
i m doing reed solomon encoder and decoder implementation in fpga using verilog.what is the test plan/test environment for this project?my professor ask me to submit the test environment.but i have no idea about the test environment.what should i give in this particular section of my project...
hi i am doing a project named implentation of reed solomon encoder and decoder in fpga using verilog.what is the software i should use for synthesis?Quartus or Xilinx?my professor has Altera DE1 board and spartan2.What is better for me?any advice.thanks a lot.
Is it possible to implement a 5 bit Galois Field multiplier?I found the equations for 8bit in the net which is given below:
module gf256mult(a, b, z);
input [7:0] a;
input [7:0] b;
output [7:0] z;
assign z[0] =...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.