Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Generally, we define async clock between different clock domains.
If gate is driven from different async clock domain then path will become false path.
Why do you want to define generated clock at output of CGC?
1. Is it possible to generate generated clock without having master clock?
>> It is not a good idea to create generated clock without master clock. There are two options we have.
-> option "-source" : so STA tool know the sense and behavior of the clock, what is the time period as generated...
Tetramax should have a way to read the SDC which consists of FP and MCP. Please check the tetramax Userguide to read the exceptions.
Like for mentor, it has read_sdc command to read the exceptions in ATPG.
Is your design has a lot of combo logic from INPUT to First flop?
If yes, then these will be covered in the chip level ATPG run because input ports are not controlled during our block level ATPG run, these are only controlled during the chip level run.
If you want to set memory pin to 0 for mbist only then please set it in the lvlib or tcd memory library.
There is a safevalue option to set value for the memory port to define in the lvlib or tcd memory library.
Thanks,
Maulin
So, are you asking for the simulation run time or insertion run time?
I am assuming that the question is for the simulation run time.
So consider following scenarios.
1. one controller and all the memories are within 1 step.
2. 2 controller and the memories are divided but here also we have one...
Hi BM Yogini,
I would like to understand that why do you think so by inserting more controllers, run time can be reduced.
MBIST insertion runtime is based on No of memories.
Thanks,
Maulin
Hello Basker,
1. create_test_protocol - is just to create test protocol file i.e. spf on the basis of given dft specifications
2. Nothing will happen as it is just for taking the dft specification
3. There is no compulsory to give autofix options. We can solve by adding the mux logic at rtl...
Thanks.
I am not writing out the testbench but I am looking for a fundamental things.
Like Does all memories support the row and column address counter? Or only specific memory have a both access. I know that most of the memories have a column address counter.But looking for information...
Hello,
MCP is multicycle path during capture only as we are running shift at low speed. If we provide multiple cycles, it will detect the non scan flops in between 2 scan flops. It will detect MCPs also, Suppose we set sequential depth as 3, it will detect MCP with 3 cycles and also non scan...
Generally we avaoid gated clocks as we need controllability for clocks also. If design have a gated clocks, we should have a full controllability of that gated logic. And if it is general clock gating cell, tools are able to understand clock gating cell structure but it is also under control...
Hello,
As per my opinion, I don't think that there is direct equation for test set size estimation. Nowadays, its depends on the Complexity of the design, How the controllability and observability is available in your design critical paths, what are the timing constraints that we give etc.
I am...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
