Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
vco design
I was asked to build a vco behavioral model(0.13um CMOS),how do it?
should I design a VCO from the transistor-level or system-level(bottom-up or up-bottom)? how to do it? And what the process of build a behavioral model is ?
thanks!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.