Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by mark_lhm

  1. M

    how to get the jitter of a pll

    Firstly , I use the PSS plus PhaseNoise to check the output noise of the PFD+CP+LPF , and I can get the (dB) And then I choose the output item is "phase noise " but not the "output noise " As you know the VCO phase noise output can get the dBc/Hz But as I comment , I am confused whether the...
  2. M

    how to get the jitter of a pll

    in this CPPSIM tool , this part PFD+CP+LPF (DETECTOR) require the dBc/Hz ( X/Y ) but not the V^2/Hz (dB) , I am confused how to transfer the simulation output noise to phase noise ??? ---------- Post added at 04:25 ---------- Previous post was at 04:22 ---------- the vco PN is easy to get ...
  3. M

    Pic micro + wifi pci card ?

    That is useful,I am just trying to find something about that!
  4. M

    Question: why we use P_sub?

    Of course, electrons is more mobile than the holes whatever in n type substrate or p type substrate. If it is the reason, what is the different between make a PMOS in a Nwell under the P_sub condition and make a PMOS in the N_sub?
  5. M

    Question: why we use P_sub?

    Hello, I am a new. And I am a little puzzleed by this question Can anybody tell me why the modern process chooseed P_sub. And what is worry with N_sub? Thank you very much!
  6. M

    CMOS IC LAYOUT(Dan Clein)

    The same! it seems need two hours to download...
  7. M

    About the Layout Style

    Learning more now! Thank you very much!
  8. M

    Layout off-grid problem

    That is a good suggestion. And if you have to use 45 degrees. You'd better make sure that the every grid point which is by passed is on the grid! because, most off-grid problem is cause by un 0 degress.
  9. M

    Fundamentals for proper layouting

    the art of analog layout answer agree! Reading a book , then work with layout . And you will meet some questions. Find the answer in the book, do the layout again. I think it wiil be a better way!
  10. M

    Power line layout for AVDD line

    Power line layout I think K_90 is right! power line should be one point connected.
  11. M

    Layout off-grid problem

    You'd better do not to changer the grid size. because the grid size have relation to the MASK building. if you changed the grid size, maybe,the software tell you that the layout is OK! But the process engineer will tell you that the gds has problem! And they can't make the right MASK.(The grid...
  12. M

    Layout Parasitics Reduction Techniques

    As the picture shows. I think that is a way to reduce the noise. Am I right?
  13. M

    Layout Parasitics Reduction Techniques

    same question: what is Kelvin connections. thanks a lot

Part and Inventory Search

Back
Top