Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by manofwax

  1. M

    Xilinx Virtex-4 ML405 16x2 LCD

    lcd ml405 How can I display "hello world" onto the Char LCD which is on the development board (ML405)? I realized a similar topic has been posted. But our situation is a little different. I want to do it the "software" way, i.e. write a C program and download it to the board. Here's what...
  2. M

    How to generate a BSP so ML405 can display characters on LCD?

    I'm trying to generate a BSP so that my ML405 can display character onto LCD. I have been trying to find some tutorial online, but I couldn't find anything. Has anyone done it before? Thanks,
  3. M

    Vernier interpolation

    Echo, as u can tell, i'm a newbie... =D thanks for the help. So you are not using implimenting the vernier technique?? Thanks. I'm going to digest ur suggestion now. Banjo, Thanks for the help. Yup, the start trigger can go high any time. Thank you very much for the ones who help!!! Can you...
  4. M

    Vernier interpolation

    Echo, i dont understand what u meant by "sample all the taps simultaneously", i dont quite understand rest of the stuff u mention either. Could you provide me more detail?? How can you achieve time measurement resolution of 120ps. Please feed me with more detail... Thanks...
  5. M

    Detecting Rising edges of Clk1 and Clk2

    echo, yes yes, i'm trying to build a time interval interpolator with vernier method so i can make the clock resolution higher... Any easy solution? MILLION THANKS... banjo, i only have the reference oscillator, and a start trigger which isn't shown in the graph. When start_trigger signal goes...
  6. M

    Detecting Rising edges of Clk1 and Clk2

    Bis and laststep, Yes, totally agree with you guys. If I it's impossible for two clock to happen at the same time. How can I design my fpga so that I can get the attaching waveform... Thanks in advance...
  7. M

    Detecting Rising edges of Clk1 and Clk2

    Banjo, ANDing them together doesn't help. For Example, if clk1 has a rising edge while clk2 is already high, clk3 will have a rising edge. But this is not what I want, i want to detect the moment when both clk1 and clk2 rise. Thanks... Iouri, Yes they are from the same source... Thank you very...
  8. M

    Detecting Rising edges of Clk1 and Clk2

    Dear All, I want to stop my counter when clk1 and clk2 are coincidence.//rising edge of them happen at the same time... The freq of clk1 = 100MHz The Freq of clk2 = 100MHz * 16/17 Rising edge of clk1 and clk2 should eventually align together at the 16th cycle of clk1 and 17th cycle of clk2...
  9. M

    Vernier interpolation

    Is it doable??? please help. Millions thanks
  10. M

    Vernier interpolation

    No, it only has a reset...
  11. M

    What is the best VHDL book?

    fpga by bhaskar ebooks I personally like VHDL for Programmable logic by Kevin Skahill
  12. M

    How to implement a pll using fpga?

    pll xilinx What device are you using? Why do u want to implement pll? Hm... in xilinx, u can using the core gen to generate dll/dcm. Hope this helps.
  13. M

    Vernier interpolation

    vernier interpolation Dear All, I'm working on a project about time interval counter using vernier interpolation principle to get a higher resolution. If you are not family with vernier interpolation, it's totally fine, coz my question is quite general. Here's my problem: Input: Clk_ref with...
  14. M

    AC coupled ?? DC coupled?? What??

    ac couple dc couple From my previous op amp building experience (which i post earlier), I know that I need to follow the datasheet, and build my circuit according to the schematics that's shown on the datasheet. Here's my question tho: When I was in school, I thought an inverting amp was just...
  15. M

    Problem with getting gain in a simple inverting op-amp

    Re: Op Amp Thanks a lot. I will try again tomorrow. I'm using LM324, what rail to rail? The way I set it up is: [Signal Gen]-->[inverting op amp]-->[Oscilloscope] Signal Gen: 33kHz inverting op amp: Rf = 2K, R1 = 1K I just want to see how the gain varies when I change the value of Rf. But...

Part and Inventory Search

Back
Top