Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
removing instance
hi all
Can you help me to resolve this warning
In my design, there is a clock_divider module to divide source clock to multiple clocks to use in other modules.
When running synthesis in Synplify, a warning show " Removing instance u_clock_divider of...
synplify warning removing
hi all
Can you help me to resolve this warning
In my design, there is a clock_divider module to divide source clock to multiple clocks to use in other modules.
When running synthesis in Synplify, a warning show " Removing instance u_clock_divider of...
iopath annotation not enabled
I use VCS to run Xilinx ISE post PR simulation, and found sdf_annotate errors:
SDF Error: IOPATH annotation not enabled for module X_BUF.
#################################################
The X_BUF model codei is as following
module X_BUF的代码如下？
`timescale 1 ps/1...
To prevent bus contention or bus float, internal three-state nets in your design must have a single active driver during scan shift. how to understand this mechanism?
interrupts are asserted by a level while others are asserted by a pulse. what difference? what special concerning determines a selection between level and pulse?
Can anybody detail the difference? Thanks & Best Regards
you can download these bus specifications one by one from internet. then you can publish a book which introduces most interfaces operation principles. ::)
After GVIM installed, how to set the options about font size, colour, highlights etc in a file?
what's the file name? what format? which path setting? Thanks in advance
wire load model
cell delay and net delay is used to caculate the timing of circuit , here WLM is used to caculate the net delay value, in design flow, different WLBs will be used in different stages.
I am trying to generate the test vectors for the digital portion of a mixed-signal chip. Now my coverage number is 50% which is lower than the target 85%. So I have to add the cases uncovered in my testbench. I know that VCS MX is helpful to report coverage and dig out the uncovered cases. but I...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
