Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by loves86137

  1. L

    Sub-threshold SRAM Design

    erikl, thank you very much! I am going to try to read this book. If I have any question, would you please give me some advice again? Thank you very much!
  2. L

    Sub-threshold SRAM Design

    erikl, thanks for your reply! Does this book describe other periphery circuits(ex. column decoder, write buffer……and so on.)? Thank you!
  3. L

    Sub-threshold SRAM Design

    Be a postgraduate student, I study on the design of sub-threshold SRAM now. The papers I have been collecting are all emphasize how to increase the stable of SRAM Cell. Such as write noise margin、read noise margin and so on. However, there are no references show how these periphery circuits (ex...
  4. L

    Using PTM model in hspice and measuring the leakage power of bulk cmos and finfet(DG)

    Hi,everyone: Could you give me a hand to solve following questions? (1)I download the predictive technology model for 32nm finfet(double-gate) technologies from the website (http://ptm.asu.edu) ,but I found one of the files , 32nm_finfet.pm, which described the double-gate used two parallel...

Part and Inventory Search

Back
Top