Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I’m weighting the impact of placing bypass capacitors beneath their corresponding pin rather than next to it. Looking around, I found a few rules of thumb stating that the parasitic inductance of a via would be around 1.2 nH while the inductance of a trace would be around 1 nH/mm. Considering...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
