Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
But there is randomness in the output of the first flop, do you agree? IF X_1 goes metastable, it will settle to either 1 or 0, unpredictable, before the next clock edge.
"You can't predict the settled X_1 value after metastability, it is a random function." - okay, this is different from the previous replies I got so far. But that was my suspicious. Thanks!
Now, as stated by @kripsy, for this synchronizer to work the value of X must be stable for multiple clock...
Greetings, all!
So, I have two questions about the AHB5 protocol:
(1) I see there are two ways of performing an undefined length burst transfer using AHB5 protocol:
(1,1) Set HBURST = INCR and HTRANS = { NONSEQ, SEQ, SEQ, ... }
(1.2) Set HBURST = SINGLE and HTRANS = { NONSEQ, NONSEQ, NONSEQ...
The FIFO is meant for data.
I think it makes more difference when the data transfer is going from a fast "device" to a slow "device" than the other way around... after doing some (several) waveforms sketches I think I got the idea.
Just don't know which approach to use to set the FIFO depth.
Why do some DMACs with two synchronous and dedicated (not shared with CPU) AHB MASTER interfaces uses internal FIFOs? E.g.: ARM's PL080 has a 4-word internal FIFO... what's the big advantage of that?
Why some DMACs with two synchronous AHB MASTER interfaces uses internal FIFOs? E.g.: ARM's PL080 has a 4-word internal FIFO... what's the big advantage of that?
I forgot to say the picture is merely illustrative. ;) You can forget "SPI" or "I2C" and just consider a generic peripheral that could be anything that would worth having a DMAC.
True... thanks! BTW, I forgot to add the AHB SLAVE interface on the DMAC as well. It should have both AHB MASTER & AHB SLAVE.
Still isn't this somehow redundant? I mean, shouldn't I have to put an AHB2APB bridge inside my DMAC? Or maybe share the existing one...
Another option could be to...
Hi all,
I have seen multiple diagrams of SoCs with DMA Controllers that support different types of AMBA buses, but some put the DMA Controller in between AMBA buses (e.g: AHB and APB, aside to the bus bridge) whilst others put the DMA Controller in the same AMBA bus as the core processor. Are...
Greetings all,
I have a basic question about a 1-bit digital signal (lets name it X) crossing asynchronous clock domains (lets says from clock domain A to clock domain B). The most used technique to perform such synchronization is using a 2-FF synchronizer, right? So I have two FFs clocked by...
So there you have a third configuration bit (SMP), besides CPOL (CKP) and CPHA (~CKE), so it is not fully compliant with NXP standard. For instance, in mode 0, if SMP=1, both SDI and SDO are latched/captured at the "same" edge (falling). Also, SMP=1 only works for modes 0 and 2, right? I'll take...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
