Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,all
I am a student learning microelectronics.
Recently i have learned verilog and vhdl,but l am unfirmliar with the develop
tools. l want a platform that can simulation , sythesis from RTL code to gate level netlist and verification.
l think practisice is important. but how can i build this...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.