Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi All - I'm fairly new to vhdl and I need to add an avalon memory mapped master to an I2C slave block. I've looked through a few pages but nothing really explains it. It looks like it's not that bad but I'm not really that good yet on writing the state machines.My code is pasted below:
--...
All - I'm trying to instantiate this Verilog block (pasted below) into my top level VHDL. I've tried to create a wrapper but I'm not having much success.
Can anyone help me out with how this is supposed to look with a VHDL wrapper around it?
Thanks!
`timescale 1 ps / 1 ps
module top_hw (...
All - I'm using the Cyclone V GT Development kit with the MAX V as the controller:
https://www.altera.com/products/devkits/altera/kit-cyclone-v-gt.html#figure1
We have done the modifications to the MAX V and the Cyclone to get the active serial working. It doesn't work that way out of the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.