Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all, I don't care signals of analog modules which instantiated in chip top level . But if i don't define analog modules in .v file , ncverilog will show "Unbound instance" and show error to stop simulation. Is there any command to allow instantiate instances but not define them in .v, just...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
