Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by LavezLas

  1. L

    Four Crossed Half-Wave Dipole Antennas

    Hello guys, What is the radiation field expression of the four crossed half-wave dipole array antenna ? They are located in front of the reflectors. Here is a picture of it;
  2. L

    MATLAB Comparing Array Elements With A Number Problem

    Hi fellas, I'm not familiar with MATLAB, and this year in our Introduction to DSP class, teacher gave us a homework but nearly none of us knows MATLAB much... His question is; Create an array with randomly-selected 1000 elements between -50 and 50. Compare each element of the array such...
  3. L

    Sprinkler Timer Circuit

    Hello friends, I would like to build a circuit for my grandpa's garden that will control the sprinkles. Sprinkles should work at whenever he wants them to. I mean, he should control the sprinkles' working time by a LED screen and buttons etc. Can you help me with that ?
  4. L

    Square of 2-bit input in Verilog

    Thanks for all the contribution mate, cheers :)
  5. L

    Square of 2-bit input in Verilog

    module SQUARE(B,A,S); input [1:0]A; input [1:0]S; output [3:0]B; reg [3:0]B; always @ (A or S) case (S) 2'b00 : B = A*A; 2'b01 : B = A*A; 2'b10 : B = A*A; 2'b11 : B = A*A; default : B = 4'zzzz; endcase endmodule So I tried with what you said, but still a error occurs. "SQUARE.v" line 33...
  6. L

    Square of 2-bit input in Verilog

    I didn't understand your question actually, but here is a picture of what he wants;
  7. L

    Square of 2-bit input in Verilog

    I did something of course, here is the code I tried to write; module SQUARE(a1,a0,b3,b2,b1,b0); input a1,a0; output b3,b2,b1,b0; reg b3,b2,b1,b0; always @ (a1 or a0) begin if ((a1==0) && (a0==0)) {b3,b2,b1,b0}=4'b0000; else if ((a1==0) && (a0==1)) {b3,b2,b1,b0}=4'b0001; else if ((a1==1) &&...
  8. L

    Square of 2-bit input in Verilog

    Hi guys, First of all, I'm glad that I'm a part of this forum by this day. Here is my question; teacher wants us to design a circuit that calculates the square of its 2-bit integer input A=(a1,a0) and produces the output B. He wants verilog codes with 3 types; 1)Write the Verilog code by...
See more

Part and Inventory Search

Back
Top