Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
The memory is totally simulated (and will remain, as this is what the professor wants). Thus, it has 0 access time and there is no strobe signal.
Your proposition to balance the clock period between input and output delays is so simple it works, thank you! However, the way to balance...
Hello,
In a design for a class (a bad design IMHO, but I have to deal with it...), a chip access an external asynchronous memory.
Therefore, there is a path from the transition of addr rd/wr signals to the output pads to the async memory to the input_pad to the input registers in my chip. My...
Hello,
I'm trying to use Synopsys forward annotation saif file in modelsim to evaluate the power of my design and I have a problem.
I use the following generate loop in my top:
iter: for i in 0 to N-1 generate
multiplier: multiplier_cell
generic map ...
end generate iter;
Synopsys...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
