Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by kuttu

  1. K

    [SOLVED] BCH Berlekamp- Massey algorithm code problem.

    I dont think you can reduce the iteration number. For nonbinary codes you need 2t iterations and for binary you need t iterations
  2. K

    fast to slow clock asynchronous fifo

    Sorry there is a small error in the question write clock is 150 and read clock is 100 mhz. So if i write countinously for 3 clock cycles my write pointer will be incremented 3 times . That means my write pointer will change in every wclk cycle which is faster. So when this write pointer is...
  3. K

    fast to slow clock asynchronous fifo

    Hi, If I have to use an asynchronus fifo were write clk is 150 Mhz and read clock is 100Mhz. Do I need to strecth my write pointer width before giving it to the Readclk synchronizer. Thanks Ajith
  4. K

    Asynchronous fifo design queries

    Hi Abhinav, You can refer to this doccument

Part and Inventory Search

Back
Top