Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

fast to slow clock asynchronous fifo

Status
Not open for further replies.

kuttu

Newbie level 3
Newbie level 3
Joined
Oct 3, 2008
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,303
Hi,

If I have to use an asynchronus fifo were write clk is 150 Mhz and read clock is 100Mhz. Do I need to strecth my write pointer width before giving it to the Readclk synchronizer.

Thanks
Ajith
 
Last edited:

What do you mean in: "strecth" ?

Sorry there is a small error in the question write clock is 150 and read clock is 100 mhz.

So if i write countinously for 3 clock cycles my write pointer will be incremented 3 times . That means my write pointer will change in every wclk cycle which is faster. So when this write pointer is given for synchronization to the read clk domainit will not detect the write pointer correctly because the widthof the wptr is less than the rdclk width.so my query is do i need to stretch the width ofthe writepointer so thatitremains unalterred for 1 full rdclk cycle
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top