Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello Freshers,
I need few fresher resumes, Could you please send your resumes to the mail
ID:maverickvistak@gmail.com.
Job location: Hyderabd.
salary : should not be a concern.
Regards,
Kushagrak
cvc bangalore ajeetha
Hi Pradeep,
StellarIP Solutions Hyderabad is offering expert training on SystemVerilog Language for Verification , Assertion Based Verification ,Verilog Simulation with cadence IUS tool, OVM ( Open Verification Methodology), Specman-e language and eRM. (e Reuse...
system verilog ovm assertion
Hi All,
StellarIP Solutions Hyderabad is offering expert training on SystemVerilog Language for Verification , Assertion Based Verification ,Verilog Simulation with cadence IUS tool, OVM ( Open Verification Methodology), Specman-e language and eRM (e Reuse...
specman regress
Hi All,
I would be very thankful if anyone would take some time explaining what is regression run in Specman-e?
Thanks in advance...
KUSHAGRAK
what is wrapping burst?
HADDR[1:0] = 00 for word transfers,
HADDR[0] = 0 for hword transfers,
what about byte transfers............?
Thank You,
KUSHAGRAK
usage and concepts guide
Hi All,
I need specman elite Usage and Concepts Guide. VERISITY, 2004, pdf, your help is gratly appreciated.
Thank You,
KUSHAGRAK
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.